Log In
|
Register
|
Resource Library
|
Worldwide
China
|
EMEA
|
India
|
Japan
|
Korea
|
Taiwan
|
Global Office Locator
Tools
IP
Solutions
Services
Support and Training
Alliances
Community
Company
Solutions:
Mixed-Signal
Low-Power
Advanced Node
3D-IC
System to Silicon Verification
Automotive
Solutions Home
Tools for:
System Design and Verification
Functional Verification
Logic Design
Digital Implementation
Custom IC Design
RF Design
IC Packaging and Co-design
PCB Design and SI/PI Analysis
Silicon Signoff and Verification
Products A-Z
Tools Home
IP:
Interface IP
Denali Memory IP
Analog IP
Systems/Peripherals IP
Tensilica IP
Verification IP
IP Home
Services:
DFM Services
Design Services
Hosted Design Solutions
Educational Services
Methodology Services
Services Home
Support:
Support Offerings
Support Process
Cadence Online Support
Software Downloads
Computing Platform Support
University Software Program
Training:
Training Options
Training Course Catalogs
Support & Training Home
Alliances:
Foundry Program
ChipEstimate.com - Chip Planning Portal
Channel Partners
Power Forward Initiative
PCB Service Bureaus
Interoperability
Connections Program
Standards and Languages
Industry Memberships
Alliances Home
Communities:
All User Forums
Breakfast Bytes
Insights on Culture Blog
Industry Insights Blog
The Design Chronicles Blog
Cadence Academic Network
Low Power Blog
Mixed-Signal Design Blog
System Design and Verification Blog
High-Level Synthesis Blog
Design IP and Verification IP Blog
Functional Verification Blog
Logic Design Blog
Digital Implementation Blog
Custom IC Design Blog
RF Design Blog
PCB Design Blog
IC Packaging and SiP Design Blog
The Fuller View Blog
Whiteboard Wednesdays Blog
Quicklinks
All Blogs
Community Search
CDNLive User Conferences
Community Home
Company:
About Us
Culture
News and Events:
Newsroom
Events and Webinars
Live Blog Feed
Company Info:
Executive Team
Board of Directors
Corporate Governance
Investor Relations
Careers
Contact Us
Resources:
Customer Success
Newsletters
Publications
EDA360 Vision Paper
Multimedia Center
Logos
Customer Videos
Customer Stories
SiriusXM Simulates DDR3 Interfaces with Sigrity Tools
Seagate Accelerates Cycles, Reduces IR Drop and Cost
PMC Speeds Timing Characterization with Virtuoso Tool
RushC on SystemC and HLS for Co-Processor Eval
ams Reduces Iterations with Electrically Aware...
Open-Silicon Taps Tensilica Fusion DSP for IoT ASIC
PMC: Faster Analog IP Verification
ARM Meets 16nm Challenges with Innovus Flow
Ericsson Meets DDR and PCIe Specs
Freescale Taps Virtuoso Tools for Constraint-Driven ...
2X More Mixed-Signal Simulations at ams
Hitachi: Faster Bring Up with Protium Platform
View all videos
»
Faster verification, post-silicon bring-up
Overview: Reduce resources for routing and tuning
Reducing ECO iterations by 3X
Delivering successful design early
Achieving shorter design lead time
Accelerating FPGA pin assignment
Gaining fast simulation on complex IC
Meeting demanding design specs
Achieving 300X faster verification results
Boosting validation speed
Gaining 2X better turnaround time
Enhancing verification productivity
Saving 2 months in debug time
Delivering the best application processor
View all stories
»
Events and Webinars
Dec 2 & 10
Digital Design Summits: Front-End Design Summit and Digital Implementation Summit, San Jose, CA
Dec 11
Vietnam Techtalk, Ho Chi Minh City, Vietnam
Jan 6 - 9
Consumer Electronics Show - CES 2016, Las Vegas, NV
View all events
»
CDNLive Highlights
CDNLive Silicon Valley 2016: Call for Papers Now Open!
CDNLive EMEA 2016:
Call for Papers Now Open!
Featured Products
Palladium Z1
JasperGold Apps
Indago Debug Platform
Innovus Implementation System
Genus Synthesis Solution
Stratus High-Level Synthesis
Tensilica IVP Image/Video DSP
Quantus QRC Extraction Solution
News and Blogs
Tech Papers
Cadence News
Cadence and Spreadtrum Collaborate on Virtual Reference Design Kit to Reduce Customers’ ...
12/02/2015, Press Release
Cadence Unveils Virtuoso Advanced-Node Platform for 10nm Processes
12/01/2015, Press Release
Accusonus Achieves 60 Percent Reduction in Computational Cost of Speech Enhancement Software ...
11/30/2015, Press Release
View newsroom
»
Blogs
Digital Designers Discuss Ways to Close the Power Gap for Wearable Devices
12/04/2015, Christine Young
Cadence Innovus Implementation System is Available to Academia
12/04/2015, Anton Klotz
Front-end Design Summit
12/04/2015, Paul McLellan
View all blogs
»
Articles
Hybrid Verification: The Only Way Forward
11/21/14
Conflicting Needs For IoT Edge Designs
11/20/14
Cadence Professorship Endowed at Stanford
11/14/14
What’s Working For Power Verification
11/07/14
View all articles
»
White Papers
Improving Emulation Throughput for Multi-Project SoC Designs
10/26/2015
Leveraging Physically Aware Design-for-Test to Improve Area, Power, and Timing
1/27/2015
Choosing the Right Scan Compression Architecture for Your Design
1/27/2015
View all white papers
»