Welcome to the Xilinx Community Forums! Please log in to learn, participate, and share in the community. Not a member? Join Now!
Before you post please read our Community Forums Guidelines or to get started see our Community Forum Help.
| Title | Posts | |
|---|---|---|
Xcell Daily Blog
Latest Topic - Xcell Daily will return after a Winter Break
| 2815 | |
Vivado Expert Series Blog
Technical Blog for Tips and Tricks on Xilinx Tools and Products.
Latest Topic - Best way to download Xilinx Design Tools
| 41 |
| Title | Posts | |
|---|---|---|
Announcements
Latest announcements, new features, and usage.
Latest Topic - Congratulations to our November Top Contributors!
| 1466 | |
Welcome & Join
New to the Community? Get started by checking out our community guidelines and introduce yourself to the community.
Latest Topic - Macros are defined in the same .v file but vivado ...
| 33542 | |
General Technical Discussion
Discuss new Xilinx products, applications, and solutions. If you have a technical inquiry please search our community or browse our technical categories such as Programmable Devices or Embedded Solutions.
Latest Topic - Modifying XAPP495 for RGB to YUV conversion
| 25092 |
| Title | Posts | |
|---|---|---|
UltraScale Architecture™
Discuss Xilinx UltraScale Architecture including Kintex UltraScale, and Virtex UltraScale.
Latest Topic - trouble with simulation, probably missing a librar...
| 3079 | |
7 Series FPGAs
Discuss Xilinx® Unified Architecture including Artix™-7, Kintex™-7, Spartan™-7, and Virtex®-7.
Latest Topic - AFE5809EVM: AFE5809 EVM + ADC-FMC Adapter + KC705 ...
| 19377 | |
Virtex® Family FPGAs
Discuss Virtex® Family FPGAs, including Virtex-6, Virtex-5, Virtex-4, Virtex-II Pro, Virtex-II, Virtex/E/EM, and mature devices.
Latest Topic - SPI_interface
| 20337 | |
Spartan® Family FPGAs
Discuss Spartan® Family FPGAs, including Spartan-6, Spartan-3A DSP, Spartan-3AN, Spartan-3A, Spartan-3E, Spartan-3, Spartan-IIE, Spartan-II, Spartan/XL, and mature devices.
Latest Topic - Flash driver
| 30830 | |
Xilinx Boards and Kits
Discuss Xilinx evaluation boards, kits, FMC daughter-cards, and reference designs.
Latest Topic - Atry Eval board Lic Usage
| 15751 | |
Configuration
Discuss Configuration related topics including JTAG, SPI, BPI, SelectMap, eFUSE, Tandem, iMPACT, and Vivado Device Programmer software related topics.
Latest Topic - SDK 2017.2 Programing Flash verify OPeration faile...
| 5090 | |
Serial Transceivers
Discuss transceiver and transceiver wizard related topics.
Latest Topic - SRIO problem
| 569 |
| Title | Posts | |
|---|---|---|
Installation and Licensing
Discuss topics involving installation, licensing, updates, and operating system support for all products in the Vivado™ Design Suite and the ISE Design Suite™.
Latest Topic - What version of Vivado may I use
| 18383 | |
Synthesis
Discuss topics involving HDL synthesis tools and practices, including Vivado™ Synthesis, XST™, 3rd party synthesis tools, HDL coding practices and tips.
Latest Topic - Abnormal program termination
| 22226 | |
Simulation and Verification
Discuss topics involving simulation and verification tools and flows, including XSIM and ISE Simulator™, 3rd party simulators, and formal verification.
Latest Topic - 【Help!】When using debussy compile vivado rom ip ke...
| 19125 | |
Implementation
Discuss topics involving design implementation tools and practices, including Vivado™ Implementation, Translate, Map, Place and Route, SmartXplorer, and FPGA Editor.
Latest Topic - critical warning "multi-driven net"
| 17838 | |
Design Entry
Discuss Xilinx tools for design entry and management, including Vivado™ IP Catalog, IP packager, Project Navigator™, Core Generator™, Schematic Entry, and other related topics.
Latest Topic - AXI VIP Package information
| 13339 | |
Timing Analysis
Discuss topics involving timing analysis including tools and best practices, including Timing closure and XDC Timing Analyzer™, TRACE™, Timing Constraints, and Speed Files.
Latest Topic - Set correct capture clock for sending SDR data
| 12632 | |
Vivado TCL Community
Discuss TCL usage in Vivado. Users are encouraged to share their scripting examples and questions.
Latest Topic - How to obtain synthesis options from a post-route ...
| 5314 | |
Vivado High-Level Synthesis (HLS)
Discuss Vivado™ High-Level Synthesis and best practices for C, C++ and SystemC specifications to be directly targeted into Xilinx All Programmable devices.
Latest Topic - adapter to convert sc_fifo to simple bus
| 10595 | |
Design Methodologies and Advanced Tools
Discuss the UltraFast Design Methodology, Design Methodology Checklist, RTL Coding styles, Baselining, Partial Reconfiguration and Design Preservation flows, design planning tools and flows.
Latest Topic - How to write results getting from custom ip into a...
| 4356 | |
SDAccel
Discuss SDAccel™ development environment for OpenCL™, C, and C++ which enables application acceleration leveraging FPGAs.
Latest Topic - ku115 installation: ERROR: [Labtools 27-2254] Boot...
| 1552 | |
Design Tools - Others
Discuss tools not covered by the other existing boards including Vivado Logic Analyzer, ChipScope Pro, Power Estimation tools, iMPACT, and others.
Latest Topic - How to remove add_probe in Vivado
| 10072 |
| Title | Posts | |
|---|---|---|
Embedded Development Tools
Discuss embedded software development tools including IPI, SDK, EDK, Compiler and Debugger Tools.
Latest Topic - Memory read error at 0xF8000008: Cannot read write...
| 41491 | |
Embedded Processor System Design
Discuss processors, peripherals, AXI, and related processor system design topics for the Zynq 7000 Family PS, MicroBlaze and PowerPC and PicoBlaze processors.
Latest Topic - AXI I2C Cre in master mode - no ACK after byte rec...
| 20713 | |
Embedded Linux
Discuss embedded Linux topics for Xilinx FPGAs including PetaLinux SDK, Xilinx Open Source Libraries, and Commercial Linux from Xilinx Ecosystem vendors.
Latest Topic - AXI 10G Ethernt MAC on Zynq 7000, hang when doing ...
| 22585 | |
Zynq All Programmable SoC
Discuss silicon related questions about the Zynq All Programmable SoC including programmable fabric, board design, packaging, power, and related topics.
Latest Topic - file generation problem with system generator
| 14626 | |
SDSoC Environment and reVISION Stacks
Discuss SDSoC Development Environment and reVISION Stack related topics and issues
Latest Topic - lab1-UG1028 ERROR: [HLS 200-70] Compilation errors...
| 1453 | |
OpenAMP
Discuss OpenAMP project for Zynq-7000, Zynq UltraScale+ MPSoC and MicroBlaze.
Latest Topic - OpenAMP Echo Example (Failed to boot kernel)
| 329 |
| Title | Posts | |
|---|---|---|
PCI Express
Discuss topics on PCI Express.
Latest Topic - PCIe Bandwidth on KC705
| 9304 | |
Networking and Connectivity
Discuss Networking and connectivity IP cores including Ethernet, Aurora, JESD, CPRI, and related topics.
Latest Topic - Zybo Ethernet - standalone lwip echo server exampl...
| 10876 | |
Memory Interfaces
Discuss MIG GUI,DDR4, QDRIV,DDR3,DDR2,DDRII, RLDRAM,QDR,QDRII, LPDDR2 and LPDDR3, MCB, HBM Controller, and related topics.
Latest Topic - DDR3 stuck when logic write long (more the 16 writ...
| 10616 | |
DSP and Video
Discuss DSP tool- VCU, System Generator, DSP IPs such as error correction, filtering, telecommunications, wireless, Digital Signal Processing, mathematical functions and multimedia functions. It also covers questions on video imaging IPs and applications.
Latest Topic - Interpolation FIR filter 7.2 output results are ze...
| 17753 | |
BRAM/FIFO
Discuss IP including Block Memory Generator, FIFO Generator, Distributed Memory Generator, and ECC.
Latest Topic - Facing issue with FPGA Utilization resources
| 2759 |